Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 225,925,375 papers from all fields of science
Search
Sign In
Create Free Account
Tape-out
Known as:
Taped-out
, Tapeout
, Taped out
Expand
In electronics design, tape-out or tapeout, also known as pattern generation or PG, is the final result of the design process for integrated circuits…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
19 relations
AMD 10h
Design closure
Electronic design automation
Film recorder
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2014
2014
The metamodeling approach to system level synthesis
W. Ecker
,
Michael Velten
,
L. Zafari
,
Ajay Goyal
Design, Automation and Test in Europe
2014
Corpus ID: 17330525
This paper presents an industry proven Metamodeling based approach to System-Level-Synthesis which is seen as generic design…
Expand
2013
2013
Hold time closure for subthreshold circuits using a two-phase, latch based timing method
Yanqing Zhang
,
B. Calhoun
IEEE SOI-3D-Subthreshold Microelectronics…
2013
Corpus ID: 20623659
This paper presents an ultra low power (ULP) solution to hold time closure for subthreshold circuits across PVT variation and…
Expand
2011
2011
Effects of volume and frequency scaling in AlN contour mode NEMS resonators on oscillator phase noise
M. Rinaldi
,
G. Piazza
Joint Conference of the IEEE International…
2011
Corpus ID: 35011862
This paper presents, for the first time, the analytical modeling and the experimental verification of the effects of volume and…
Expand
2011
2011
Leakage current, active power, and delay analysis of dynamic dual Vt CMOS circuits under P-V-T fluctuations
Jinhui Wang
,
Na Gong
,
L. Hou
,
Xiaohong Peng
,
R. Sridhar
,
Wu-chen Wu
Microelectronics and reliability
2011
Corpus ID: 13995895
2010
2010
A 133 MHz Radiation-Hardened Delay-Locked Loop
R. Sengupta
,
B. Vermeire
,
L. Clark
,
B. Bakkaloglu
IEEE Transactions on Nuclear Science
2010
Corpus ID: 22409165
A radiation hardened by a design delay-locked loop (DLL) architecture for quadrature phase clock generation in a 133 MHz DDR…
Expand
2008
2008
Implementing the scale vector-thread processor
R. Krashinsky
,
C. Batten
,
K. Asanović
TODE
2008
Corpus ID: 1824790
The Scale vector-thread processor is a complexity-effective solution for embedded computing which flexibly supports both vector…
Expand
Review
2005
Review
2005
Low-power RT-level synthesis techniques: a tutorial
Massoud Pedram
,
A. Abdollahi
2005
Corpus ID: 8966574
Power consumption and power-related issues have become a first-order concern for most designs and loom as fundamental barriers…
Expand
Highly Cited
2003
Highly Cited
2003
Balanced self-checking asynchronous logic for smart card applications
S. Moore
,
Ross J. Anderson
,
R. Mullins
,
G. Taylor
,
J. Fournier
Microprocessors and microsystems
2003
Corpus ID: 2186513
Highly Cited
1987
Highly Cited
1987
Design And Test of the 80386
P. Gelsinger
IEEE Design & Test of Computers
1987
Corpus ID: 25137913
A complex design effort, the 80386 was nevertheless one of the company's most successful projects. The work was completed in less…
Expand
1982
1982
Packaging comprehension materials: Towards effective language instruction in difficult circumstances☆
N. Gary
,
Judith Olmsted Gary
1982
Corpus ID: 60650256
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE