Random logic

Random logic is a semiconductor circuit design technique that translates high-level logic descriptions directly into hardware features such as AND…

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.

2012

Today’s Japanese city features an interest in renewal and technological modernity which have led to a continuous regeneration…

2011

Networks-on-Chip (NoCs) are implicitly fault tolerant due to their inherent redundancy. They can overcome defective cores, links…

2002

The same defects that degrade device yield also affect device reliability. The complete theory is complicated and depends on…

2002

This methodology extracts the regularity of data path blocks from their HDL descriptions and preserves it throughout the…

1995

There are two major reasons why high-level test synthesis (HLTS) has advantages over design for testability (DFT) at low level…

1989

An accurate model is presented for the prediction of physical design characteristics, such as interconnection lengths and layout…

1979

Describes the design and implementation of a bipolar subnanosecond gate arrays with a complexity up to 700 gates. There are three…

1979

A LSI bipolar random logic masterslice will be discussed. On a square chip 5.6mm on a side are 1496 logic gates, 88 receiver…

1975

A macro design approach is discussed which combines the cost-effective attributes of array logic structures with those of random…

1974

A model of the design process for computer logic is used to estimate the number of bits of memory required to replace a so-called…