Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 225,954,299 papers from all fields of science
Search
Sign In
Create Free Account
Memory semantics (computing)
Known as:
Memory semantics
In computing and parallel processing, memory semantics refers to the process logic used to control access to shared memory locations, or at a higher…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
5 relations
Consistency model
Lock (computer science)
Parallel computing
Transactional memory
Broader (1)
Transaction processing
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2019
2019
Vorpal: Vector Clock Ordering For Large Persistent Memory Systems
Kunal Korgaonkar
,
Joseph Izraelevitz
,
Jishen Zhao
,
S. Swanson
ACM SIGACT-SIGOPS Symposium on Principles of…
2019
Corpus ID: 197660731
In systems with non-volatile main memories (NVMMs), programmers must carefully control the order in which writes become…
Expand
2014
2014
T-Rex: a dynamic race detection tool for C/C++ transactional memory applications
Gokcen Kestor
,
O. Unsal
,
A. Cristal
,
S. Tasiran
European Conference on Computer Systems
2014
Corpus ID: 12061975
Transactional memory (TM) has reached a maturity level and programmers have started using this programming model to parallelize…
Expand
2013
2013
Characterization of Input/Output Bandwidth Performance Models in NUMA Architecture for Data Intensive Applications
Tan Li
,
Yufei Ren
,
Dantong Yu
,
Shudong Jin
,
T. Robertazzi
International Conference on Parallel Processing
2013
Corpus ID: 18507641
Data-intensive applications frequently rely on multicore computer systems, in which Non-Uniform Memory Access (NUMA) is a…
Expand
2012
2012
CHOMP: A Framework and Instruction Set for Latency Tolerant, Massively Multithreaded Processors
John D. Leidel
,
Kevin R. Wadleigh
,
J. Bolding
,
Tony M. Brewer
,
Dean Walker
SC Companion: High Performance Computing…
2012
Corpus ID: 18011592
Given the recent advent of the multicore era [1], we find that parallel application performance is no longer solely gated by an…
Expand
2006
2006
On the effectiveness of speculative and selective memory fences
Oliver Trachsel
,
C. V. Praun
,
T. Gross
Proceedings 20th IEEE International Parallel…
2006
Corpus ID: 558823
Memory fences inhibit the reordering of memory accesses in modern microprocessors; fences are useful to implement synchronization…
Expand
2004
2004
Pim Lite: Vlsi Prototype of a Multithreaded Processor-In-Memory Chip
Shyamkumar Thoziyoor
2004
Corpus ID: 59775671
2003
2003
Dataflow : The Road Less Complex
S. Swanson
,
Ken Michelson
,
Andrew Schwerin
,
M. Oskin
2003
Corpus ID: 11363342
Silicon technology will continue to provide an exponential increase in the availability of raw transistors. Effectively…
Expand
2001
2001
Simulation Fidelity Metrics for Virtual Environments Based on Memory Semantics Speaker
A. Chalmers
,
T. Troscianko
2001
Corpus ID: 16838596
2001
2001
A microserver view of HTMT
Lilia Yerosheva
,
Shannon K. Kuntz
,
P. Kogge
,
J. Brockman
Proceedings, International Parallel and…
2001
Corpus ID: 16681828
Hybrid technology multithreaded architecture (HTMT) is an ambitious new architecture combining cutting edge technologies to reach…
Expand
1990
1990
Memory Semantics in Large Grained Persistent Objects
P. Dasgupta
,
Raymond C. Chen
Workshop on Persistent Objects
1990
Corpus ID: 11642024
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE