Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 225,954,307 papers from all fields of science
Search
Sign In
Create Free Account
C-element
Known as:
Muller
, Muller c-gate
The Muller C-element (C-gate, Hysteresis flip-flop or sometimes, coincident flip-flop, two-hand safety circuit) is a small digital block widely used…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
9 relations
AND-OR-Invert
Asymmetric C-element
CMOS
David E. Muller
Expand
Broader (1)
Digital electronics
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2014
2014
A Compact Soft-Error Tolerant Asynchronous TCAM Based on a Transistor/Magnetic-Tunnel-Junction Hybrid Dual-Rail Word Structure
N. Onizawa
,
S. Matsunaga
,
T. Hanyu
International Conference on Advanced Computer…
2014
Corpus ID: 9798494
This paper introduces a soft-error tolerant asynchronous ternary content-addressable memory (TCAM) based on a transistor/magnetic…
Expand
2013
2013
SET propagation in micropipelines
T. Polzer
,
A. Steininger
International Workshop on Power and Timing…
2013
Corpus ID: 16281954
Radiation-induced Single Event Transients (SETs) have the potential to create metastability in asynchronous circuits, as they are…
Expand
2011
2011
A 65nm standard cell set and flow dedicated to automated asynchronous circuits design
Matheus T. Moreira
,
B. Oliveira
,
Julian J. H. Pontes
,
Ney Laert Vilar Calazans
IEEE International SOC Conference
2011
Corpus ID: 37303120
This work proposes a new design flow for rapid creation and characterization of standard cell sets for asynchronous design. The…
Expand
2010
2010
Area-Efficient Temporally Hardened by Design Flip-Flop Circuits
Bradley I Matush
,
T. Mozdzen
,
L. Clark
,
Jonathan E. Knudsen
IEEE Transactions on Nuclear Science
2010
Corpus ID: 30749056
Two temporally hardened master-slave flip-flops are presented. Both designs utilize master latches containing Muller C-elements…
Expand
2009
2009
On the trade-off between resolution time and delay times in bistable circuits
Mohammed Alshaikh
,
D. Kinniment
,
A. Yakovlev
International Conference on Electronics, Circuits…
2009
Corpus ID: 9869751
Flip flops used to store a bit in a register have different requirements to flip flops used in a synchronizer application. The D…
Expand
2005
2005
A multiplexer based test method for self-timed circuits
F. T. Beest
,
A. Peeters
International Conference on Advanced Computer…
2005
Corpus ID: 19129376
A new test method for self-timed circuits is presented that only uses multiplexers to make the majority of combinational feedback…
Expand
2005
2005
Completion Detection Optimisation
A. Mokhov
,
D. Sokolov
,
A. Yakovlev
2005
Corpus ID: 833364
This paper presents an algorithm for efficient distribution of completion detection blocks in a dualrail self-timed circuit to…
Expand
2004
2004
Asynchronous gate-diffusion-input (GDI) circuits
Arkadiy Morgenshtein
,
Michael Moreinis
,
Ran Ginosar
IEEE Transactions on Very Large Scale Integration…
2004
Corpus ID: 1529089
Novel gate-diffusion input (GDI) circuits are applied to asynchronous design. A variety of GDI implementations are compared with…
Expand
1997
1997
Critical hazard free test generation for asynchronous circuits
A. Khoche
,
E. Brunvand
Proceedings of the ... IEEE VLSI Test Symposium
1997
Corpus ID: 8690019
We describe a technique to generate critical hazard-free tests for self-timed control circuits built using a macro-module library…
Expand
Highly Cited
1995
Highly Cited
1995
Computing without Clocks: Micropipelining the ARM Processor
S. Furber
1995
Corpus ID: 60899988
High-performance VLSI microprocessors are becoming very power hungry; this presents an increasing problem of heat removal in desk…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE